Searched refs:mmATC_L2_CACHE_2M_DSM_CNTL_BASE_IDX (Results 1 - 1 of 1) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gc/
H A Dgc_9_4_1_offset.h241 #define mmATC_L2_CACHE_2M_DSM_CNTL_BASE_IDX 0 macro

Completed in 188 milliseconds