Searched refs:ixCG_ECLK_STATUS (Results 1 - 8 of 8) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/smu/
H A Dsmu_7_0_0_d.h44 #define ixCG_ECLK_STATUS 0xc05000b0 macro
H A Dsmu_7_1_3_d.h45 #define ixCG_ECLK_STATUS 0xc05000b0 macro
H A Dsmu_7_1_2_d.h44 #define ixCG_ECLK_STATUS 0xc05000b0 macro
H A Dsmu_7_1_0_d.h44 #define ixCG_ECLK_STATUS 0xc05000b0 macro
H A Dsmu_7_0_1_d.h44 #define ixCG_ECLK_STATUS 0xc05000b0 macro
H A Dsmu_7_1_1_d.h44 #define ixCG_ECLK_STATUS 0xc05000b0 macro
/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
H A Damdgpu_cik.c1438 if (RREG32_SMC(ixCG_ECLK_STATUS) & CG_ECLK_STATUS__ECLK_STATUS_MASK)
1452 if (RREG32_SMC(ixCG_ECLK_STATUS) & CG_ECLK_STATUS__ECLK_STATUS_MASK)
H A Damdgpu_vi.c878 reg_status = ixCG_ECLK_STATUS;

Completed in 295 milliseconds