Searched refs:XUSB_PADCTL_UPHY_PLL_S0_CTL_2_REG (Results 1 - 1 of 1) sorted by relevance

/netbsd-current/sys/arch/arm/nvidia/
H A Dtegra210_xusbpad.c149 #define XUSB_PADCTL_UPHY_PLL_S0_CTL_2_REG 0x864 macro
434 SETCLR4(sc, XUSB_PADCTL_UPHY_PLL_S0_CTL_2_REG,
442 SETCLR4(sc, XUSB_PADCTL_UPHY_PLL_S0_CTL_2_REG,
476 SETCLR4(sc, XUSB_PADCTL_UPHY_PLL_S0_CTL_2_REG,
480 val = RD4(sc, XUSB_PADCTL_UPHY_PLL_S0_CTL_2_REG);
489 SETCLR4(sc, XUSB_PADCTL_UPHY_PLL_S0_CTL_2_REG,
493 val = RD4(sc, XUSB_PADCTL_UPHY_PLL_S0_CTL_2_REG);
552 SETCLR4(sc, XUSB_PADCTL_UPHY_PLL_S0_CTL_2_REG,

Completed in 117 milliseconds