Searched refs:X23 (Results 1 - 12 of 12) sorted by relevance
| /netbsd-current/sys/external/bsd/gnu-efi/dist/inc/aarch64/ |
| H A D | efisetjmp_arch.h | 14 UINT64 X23; member in struct:__anon117
|
| /netbsd-current/external/gpl3/gdb.old/dist/sim/testsuite/sim/bfin/ |
| H A D | lmu_excpt_illaddr.S | 230 X23: [ P1 ] = R1; // Exception should occur here label
234 CHECKREG_SYM(r7, X23, r0); // RETX should be value of X23 (HARDCODED ADDR!!)
|
| /netbsd-current/external/gpl3/gdb/dist/sim/testsuite/bfin/ |
| H A D | lmu_excpt_illaddr.S | 230 X23: [ P1 ] = R1; // Exception should occur here label
234 CHECKREG_SYM(r7, X23, r0); // RETX should be value of X23 (HARDCODED ADDR!!)
|
| /netbsd-current/external/apache2/llvm/dist/llvm/lib/Target/AArch64/Utils/ |
| H A D | AArch64BaseInfo.h | 54 case AArch64::X23: return AArch64::W23;
94 case AArch64::W23: return AArch64::X23;
|
| /netbsd-current/external/apache2/llvm/dist/llvm/lib/Target/AArch64/ |
| H A D | AArch64SLSHardening.cpp | 173 { "__llvm_slsblr_thunk_x23", AArch64::X23},
|
| /netbsd-current/external/apache2/llvm/dist/llvm/lib/Target/RISCV/ |
| H A D | RISCVRegisterInfo.cpp | 137 {/*s7*/ RISCV::X23, -9},
|
| H A D | RISCVFrameLowering.cpp | 153 case /*s7*/ RISCV::X23: return 8;
|
| H A D | RISCVISelLowering.cpp | 7171 RISCV::X23, RISCV::X24, RISCV::X25, RISCV::X26, RISCV::X27};
8095 .Case("{s7}", RISCV::X23)
|
| /netbsd-current/external/apache2/llvm/dist/llvm/lib/Target/AArch64/MCTargetDesc/ |
| H A D | AArch64AsmBackend.cpp | 647 // X23/X24 pair = 0x00000004,
659 else if (Reg1 == AArch64::X23 && Reg2 == AArch64::X24 &&
|
| H A D | AArch64MCTargetDesc.cpp | 124 {codeview::RegisterId::ARM64_X23, AArch64::X23},
|
| /netbsd-current/external/apache2/llvm/dist/llvm/lib/Target/AArch64/Disassembler/ |
| H A D | AArch64Disassembler.cpp | 437 AArch64::X20, AArch64::X21, AArch64::X22, AArch64::X23, AArch64::X24,
|
| /netbsd-current/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/ |
| H A D | PPCFrameLowering.cpp | 148 {PPC::X23, -72}, \
|
Completed in 300 milliseconds