Searched refs:WR5 (Results 1 - 6 of 6) sorted by relevance

/netbsd-current/sys/arch/luna68k/stand/boot/
H A Dsio.c230 sioreg(REG(0, WR5), WR5_TX8BIT | WR5_TXENBL | WR5_DTR | WR5_RTS);
246 sioreg(REG(1, WR5), WR5_TX8BIT | WR5_TXENBL);
H A Dsioreg.h97 #define WR5 0x05 macro
/netbsd-current/sys/arch/luna68k/dev/
H A Dsioreg.h78 #define WR5 0x05 macro
H A Dsiotty.c195 setsioreg(sc->sc_ctl, WR5, sc->sc_wr[WR5]);
432 sc->sc_wr[WR5] &= ~WR5_TX8BIT;
436 sc->sc_wr[WR5] |= WR5_TX7BIT;
440 sc->sc_wr[WR5] |= WR5_TX8BIT;
454 setsioreg(sc->sc_ctl, WR5, sc->sc_wr[WR5]);
475 wr5 = sc->sc_wr[WR5];
499 sc->sc_wr[WR5] = wr5;
500 setsioreg(sc->sc_ctl, WR5, wr
[all...]
H A Dlunaws.c235 setsioreg(sc->sc_ctl, WR5, sc->sc_wr[WR5]);
/netbsd-current/external/apache2/llvm/dist/llvm/lib/Target/Hexagon/Disassembler/
H A DHexagonDisassembler.cpp615 Hexagon::W5, Hexagon::WR5, Hexagon::W6, Hexagon::WR6, Hexagon::W7,

Completed in 104 milliseconds