Searched refs:WR2A_INTR_1 (Results 1 - 2 of 2) sorted by relevance

/netbsd-current/sys/arch/luna68k/dev/
H A Dsioreg.h107 #define WR2A_INTR_1 0x04 /* Interrupt Priority: RxA RxB TxA TxB E/SA E/SA */ macro
H A Dsiotty.c190 setsioreg(&siosc->sc_ctl[0], WR2A, WR2A_VEC86 | WR2A_INTR_1);
719 setsioreg(sio_a, WR2A, WR2A_VEC86 | WR2A_INTR_1);

Completed in 141 milliseconds