Searched refs:VR_IMR (Results 1 - 2 of 2) sorted by relevance

/netbsd-current/sys/dev/pci/
H A Dif_vrreg.h51 #define VR_IMR 0x0E /* interrupt mask register */ macro
H A Dif_vr.c926 CSR_WRITE_2(sc, VR_IMR, 0x0000);
989 CSR_WRITE_2(sc, VR_IMR, VR_INTRS);
1272 CSR_WRITE_2(sc, VR_IMR, VR_INTRS);
1402 CSR_WRITE_2(sc, VR_IMR, 0x0000);

Completed in 85 milliseconds