Searched refs:SMC_SISLANDS_DTE_MAX_FILTER_STAGES (Results 1 - 6 of 6) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/radeon/
H A Dsi_dpm.h75 u32 tau[SMC_SISLANDS_DTE_MAX_FILTER_STAGES];
76 u32 r[SMC_SISLANDS_DTE_MAX_FILTER_STAGES];
H A Dsislands_smc.h367 #define SMC_SISLANDS_DTE_MAX_FILTER_STAGES 5 macro
373 uint32_t tau[SMC_SISLANDS_DTE_MAX_FILTER_STAGES];
374 uint32_t R[SMC_SISLANDS_DTE_MAX_FILTER_STAGES];
H A Dradeon_si_dpm.c2500 if (table_size > SMC_SISLANDS_DTE_MAX_FILTER_STAGES)
2501 table_size = SMC_SISLANDS_DTE_MAX_FILTER_STAGES;
/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
H A Dsislands_smc.h367 #define SMC_SISLANDS_DTE_MAX_FILTER_STAGES 5 macro
373 uint32_t tau[SMC_SISLANDS_DTE_MAX_FILTER_STAGES];
374 uint32_t R[SMC_SISLANDS_DTE_MAX_FILTER_STAGES];
H A Dsi_dpm.h891 u32 tau[SMC_SISLANDS_DTE_MAX_FILTER_STAGES];
892 u32 r[SMC_SISLANDS_DTE_MAX_FILTER_STAGES];
H A Damdgpu_si_dpm.c2597 if (table_size > SMC_SISLANDS_DTE_MAX_FILTER_STAGES)
2598 table_size = SMC_SISLANDS_DTE_MAX_FILTER_STAGES;

Completed in 517 milliseconds