Searched refs:PB1_TX_LANE0_SCI_STAT_OVRD_REG0__TXMARG_0__SHIFT (Results 1 - 3 of 3) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/bif/
H A Dbif_4_1_sh_mask.h7512 #define PB1_TX_LANE0_SCI_STAT_OVRD_REG0__TXMARG_0__SHIFT 0x4 macro
H A Dbif_3_0_sh_mask.h6061 #define PB1_TX_LANE0_SCI_STAT_OVRD_REG0__TXMARG_0__SHIFT 0x00000004 macro
H A Dbif_5_0_sh_mask.h8104 #define PB1_TX_LANE0_SCI_STAT_OVRD_REG0__TXMARG_0__SHIFT 0x4 macro

Completed in 451 milliseconds