Searched refs:PB1_RX_LANE2_SCI_STAT_OVRD_REG0__RXPWR_2__SHIFT (Results 1 - 3 of 3) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/bif/
H A Dbif_4_1_sh_mask.h6754 #define PB1_RX_LANE2_SCI_STAT_OVRD_REG0__RXPWR_2__SHIFT 0x0 macro
H A Dbif_3_0_sh_mask.h5427 #define PB1_RX_LANE2_SCI_STAT_OVRD_REG0__RXPWR_2__SHIFT 0x00000000 macro
H A Dbif_5_0_sh_mask.h7302 #define PB1_RX_LANE2_SCI_STAT_OVRD_REG0__RXPWR_2__SHIFT 0x0 macro

Completed in 701 milliseconds