Searched refs:PB1_PIF_RX_CTRL__RXPWR_IN_PLL_OFF_MASK (Results 1 - 1 of 1) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/bif/
H A Dbif_5_0_sh_mask.h9655 #define PB1_PIF_RX_CTRL__RXPWR_IN_PLL_OFF_MASK 0x1c0000 macro

Completed in 286 milliseconds