Searched refs:PB0_GLB_CTRL_REG3__RXDBG_SEL__SHIFT (Results 1 - 3 of 3) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/bif/
H A Dbif_4_1_sh_mask.h3536 #define PB0_GLB_CTRL_REG3__RXDBG_SEL__SHIFT 0x0 macro
H A Dbif_3_0_sh_mask.h609 #define PB0_GLB_CTRL_REG3__RXDBG_SEL__SHIFT 0x00000000 macro
H A Dbif_5_0_sh_mask.h3986 #define PB0_GLB_CTRL_REG3__RXDBG_SEL__SHIFT 0x0 macro

Completed in 492 milliseconds