Searched refs:NUM_REGS (Results 1 - 15 of 15) sorted by relevance

/netbsd-current/external/gpl3/gdb.old/dist/sim/microblaze/
H A Dinterp.c310 if (rn < NUM_REGS + NUM_SPECIAL && rn >= 0)
316 if (rn < NUM_REGS)
319 CPU.spregs[rn-NUM_REGS] = ival;
334 if (rn < NUM_REGS + NUM_SPECIAL && rn >= 0)
338 if (rn < NUM_REGS)
341 ival = CPU.spregs[rn-NUM_REGS];
H A Dmicroblaze.h87 #define NUM_REGS 32 macro
/netbsd-current/external/gpl3/gdb/dist/sim/microblaze/
H A Dinterp.c326 if (rn < NUM_REGS + NUM_SPECIAL && rn >= 0)
332 if (rn < NUM_REGS)
335 CPU.spregs[rn-NUM_REGS] = ival;
350 if (rn < NUM_REGS + NUM_SPECIAL && rn >= 0)
354 if (rn < NUM_REGS)
357 ival = CPU.spregs[rn-NUM_REGS];
H A Dmicroblaze.h87 #define NUM_REGS 32 macro
/netbsd-current/sys/arch/x68k/x68k/
H A Dkgdb_stub.c276 #define NUM_REGS 18 macro
312 static u_long reg_cache[NUM_REGS];
329 u_long gdb_regs[NUM_REGS];
432 for (len = inbuffer[0]; len < NUM_REGS; ++len) {
/netbsd-current/external/gpl3/gdb.old/dist/sim/pru/
H A Dpru.h108 #define NUM_REGS 33 macro
H A Dinterp.c652 if (rn < NUM_REGS && rn >= 0)
677 if (rn < NUM_REGS && rn >= 0)
/netbsd-current/external/gpl3/gdb/dist/sim/pru/
H A Dpru.h109 #define NUM_REGS 33 macro
H A Dinterp.c655 if (rn < NUM_REGS && rn >= 0)
680 if (rn < NUM_REGS && rn >= 0)
/netbsd-current/external/gpl3/gdb/dist/gdbserver/
H A Dwin32-low.cc71 #define NUM_REGS (the_low_target.num_regs ()) macro
459 if (r == -1 || r > NUM_REGS)
460 child_fetch_inferior_registers (regcache, NUM_REGS);
475 if (r == -1 || r == 0 || r > NUM_REGS)
476 child_store_inferior_registers (regcache, NUM_REGS);
/netbsd-current/external/gpl3/gdb.old/dist/gdbserver/
H A Dwin32-low.cc103 #define NUM_REGS (the_low_target.num_regs ()) macro
530 if (r == -1 || r > NUM_REGS)
531 child_fetch_inferior_registers (regcache, NUM_REGS);
545 if (r == -1 || r == 0 || r > NUM_REGS)
546 child_store_inferior_registers (regcache, NUM_REGS);
/netbsd-current/external/gpl3/gdb.old/dist/sim/mips/
H A Dsim-main.h315 #define NUM_REGS (LAST_EMBED_REGNUM + 1) macro
329 int register_widths[NUM_REGS];
/netbsd-current/external/gpl3/gdb/dist/sim/mips/
H A Dsim-main.h319 #define NUM_REGS (LAST_EMBED_REGNUM + 1) macro
333 int register_widths[NUM_REGS];
/netbsd-current/external/gpl3/gcc.old/dist/gcc/config/ia64/
H A Dia64.c6207 #define NUM_REGS (AR_UNAT_BIT_0 + 64)
6244 struct reg_write_state rws_sum[NUM_REGS];
6248 [(NUM_REGS + HOST_BITS_PER_WIDEST_FAST_INT - 1)
6345 gcc_assert (regno < NUM_REGS);
7796 struct reg_write_state rws_sum[NUM_REGS];
7797 struct reg_write_state rws_insn[NUM_REGS];
6194 #define NUM_REGS macro
/netbsd-current/external/gpl3/gcc/dist/gcc/config/ia64/
H A Dia64.cc6207 #define NUM_REGS (AR_UNAT_BIT_0 + 64)
6244 struct reg_write_state rws_sum[NUM_REGS];
6248 [(NUM_REGS + HOST_BITS_PER_WIDEST_FAST_INT - 1)
6345 gcc_assert (regno < NUM_REGS);
7796 struct reg_write_state rws_sum[NUM_REGS];
7797 struct reg_write_state rws_insn[NUM_REGS];
6194 #define NUM_REGS macro

Completed in 401 milliseconds