Searched refs:MC_SEQ_WR_CTL_D0__DQS_XTR__SHIFT (Results 1 - 3 of 3) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gmc/
H A Dgmc_7_1_sh_mask.h6558 #define MC_SEQ_WR_CTL_D0__DQS_XTR__SHIFT 0x8 macro
H A Dgmc_6_0_sh_mask.h9517 #define MC_SEQ_WR_CTL_D0__DQS_XTR__SHIFT 0x00000008 macro
H A Dgmc_8_1_sh_mask.h7472 #define MC_SEQ_WR_CTL_D0__DQS_XTR__SHIFT 0x8 macro

Completed in 582 milliseconds