Searched refs:MC_SEQ_PERF_SEQ_CTL__SEL_CH0_D_MASK (Results 1 - 3 of 3) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gmc/
H A Dgmc_7_1_sh_mask.h8599 #define MC_SEQ_PERF_SEQ_CTL__SEL_CH0_D_MASK 0xf000 macro
H A Dgmc_6_0_sh_mask.h8276 #define MC_SEQ_PERF_SEQ_CTL__SEL_CH0_D_MASK 0x0000f000L macro
H A Dgmc_8_1_sh_mask.h9513 #define MC_SEQ_PERF_SEQ_CTL__SEL_CH0_D_MASK 0xf000 macro

Completed in 915 milliseconds