Searched refs:DCR_SDRAM0_CFGADDR (Results 1 - 3 of 3) sorted by relevance

/netbsd-current/sys/arch/powerpc/ibm4xx/dev/
H A Decc_plb.c149 mtdcr(DCR_SDRAM0_CFGADDR, DCR_SDRAM0_ECCESR);
152 mtdcr(DCR_SDRAM0_CFGADDR, DCR_SDRAM0_BEAR);
157 mtdcr(DCR_SDRAM0_CFGADDR, DCR_SDRAM0_ECCESR);
231 mtdcr(DCR_SDRAM0_CFGADDR, DCR_SDRAM0_ECCESR);
234 mtdcr(DCR_SDRAM0_CFGADDR, DCR_SDRAM0_ECCESR);
269 mtdcr(DCR_SDRAM0_CFGADDR, DCR_SDRAM0_ECCESR);
/netbsd-current/sys/arch/evbppc/dht/
H A Dmachdep.c147 mtdcr(DCR_SDRAM0_CFGADDR, addr);
/netbsd-current/sys/arch/powerpc/include/ibm4xx/
H A Ddcr4xx.h48 #define DCR_SDRAM0_CFGADDR 0x010 /* Memory Controller Address Register */ macro

Completed in 133 milliseconds