Searched refs:CS4280_MIDCR (Results 1 - 2 of 2) sorted by relevance

/netbsd-current/sys/dev/pci/
H A Dcs4280.c1359 mem = BA0READ4(sc, CS4280_MIDCR) & ~MIDCR_MASK;
1360 BA0WRITE4(sc, CS4280_MIDCR, mem | MIDCR_MRST);
1361 DPRINTF(("midi reset: 0x%x\n", BA0READ4(sc, CS4280_MIDCR)));
1364 BA0WRITE4(sc, CS4280_MIDCR, mem);
1423 mem = BA0READ4(sc, CS4280_MIDCR) & ~MIDCR_MASK;
1425 BA0WRITE4(sc, CS4280_MIDCR, mem);
1427 if (mem != BA0READ4(sc, CS4280_MIDCR)) {
1428 DPRINTF(("midi_open: MIDCR=%d\n", BA0READ4(sc, CS4280_MIDCR)));
1431 DPRINTF(("MIDCR=0x%x\n", BA0READ4(sc, CS4280_MIDCR)));
1446 mem = BA0READ4(sc, CS4280_MIDCR);
[all...]
H A Dcs4280reg.h132 #define CS4280_MIDCR 0x490 /* MIDI Control Register */ macro

Completed in 112 milliseconds