Searched refs:CLK_BDP_WR_CHANNEL_DI_DRAM (Results 1 - 1 of 1) sorted by relevance
| /netbsd-current/sys/external/gpl2/dts/dist/include/dt-bindings/clock/ | ||
| H A D | mt2712-clk.h | 397 #define CLK_BDP_WR_CHANNEL_DI_DRAM 17 macro |
Completed in 131 milliseconds