Searched refs:CC_SW_RST1 (Results 1 - 2 of 2) sorted by relevance

/netbsd-current/sys/arch/mips/ingenic/
H A Dingenic_coreregs.h41 #define CC_SW_RST1 __BIT(1) /* reset core 1 */ macro
/netbsd-current/sys/arch/evbmips/ingenic/
H A Dcpu.c96 reg &= ~CC_SW_RST1; /* get core 1 out of reset */

Completed in 282 milliseconds