Searched refs:F_24 (Results 1 - 2 of 2) sorted by relevance
/netbsd-6-1-5-RELEASE/external/gpl3/binutils/dist/opcodes/ |
H A D | s390-opc.c | 77 #define F_24 14 /* FPR starting at position 24 */ macro 262 #define INSTR_RRE_F0 4, { F_24,0,0,0,0,0 } /* e.g. sqer */ 263 #define INSTR_RRE_FF 4, { F_24,F_28,0,0,0,0 } /* e.g. debr */ 268 #define INSTR_RRE_FR 4, { F_24,R_28,0,0,0,0 } /* e.g. ldgr */ 272 #define INSTR_RRF_F0FF 4, { F_16,F_24,F_28,0,0,0 } /* e.g. madbr */ 273 #define INSTR_RRF_F0FF2 4, { F_24,F_16,F_28,0,0,0 } /* e.g. cpsdr */ 274 #define INSTR_RRF_F0FR 4, { F_24,F_16,R_28,0,0,0 } /* e.g. iedtr */ 275 #define INSTR_RRF_FUFF 4, { F_24,F_16,F_28,U4_20,0,0 } /* e.g. didbr */ 276 #define INSTR_RRF_FUFF2 4, { F_24,F_28,F_16,U4_20,0,0 } /* e.g. adtra */ 280 #define INSTR_RRF_U0FF 4, { F_24,U4_1 [all...] |
/netbsd-6-1-5-RELEASE/external/gpl3/gdb/dist/opcodes/ |
H A D | s390-opc.c | 77 #define F_24 14 /* FPR starting at position 24 */ macro 262 #define INSTR_RRE_F0 4, { F_24,0,0,0,0,0 } /* e.g. sqer */ 263 #define INSTR_RRE_FF 4, { F_24,F_28,0,0,0,0 } /* e.g. debr */ 268 #define INSTR_RRE_FR 4, { F_24,R_28,0,0,0,0 } /* e.g. ldgr */ 272 #define INSTR_RRF_F0FF 4, { F_16,F_24,F_28,0,0,0 } /* e.g. madbr */ 273 #define INSTR_RRF_F0FF2 4, { F_24,F_16,F_28,0,0,0 } /* e.g. cpsdr */ 274 #define INSTR_RRF_F0FR 4, { F_24,F_16,R_28,0,0,0 } /* e.g. iedtr */ 275 #define INSTR_RRF_FUFF 4, { F_24,F_16,F_28,U4_20,0,0 } /* e.g. didbr */ 276 #define INSTR_RRF_FUFF2 4, { F_24,F_28,F_16,U4_20,0,0 } /* e.g. adtra */ 280 #define INSTR_RRF_U0FF 4, { F_24,U4_1 [all...] |
Completed in 46 milliseconds