Searched refs:AR_MIBC (Results 1 - 7 of 7) sorted by relevance
/netbsd-6-1-5-RELEASE/sys/external/isc/atheros_hal/dist/ar5210/ |
H A D | ar5210reg.h | 46 #define AR_MIBC 0x0040 /* MIB control register */ macro
|
H A D | ar5210_reset.c | 179 OS_REG_WRITE(ah, AR_MIBC, 0); /* unfreeze ctrs + clr state */
|
/netbsd-6-1-5-RELEASE/sys/external/isc/atheros_hal/dist/ar5212/ |
H A D | ar5212_misc.c | 363 OS_REG_WRITE(ah, AR_MIBC, 370 OS_REG_WRITE(ah, AR_MIBC, AR_MIBC | AR_MIBC_CMC);
|
H A D | ar5212_ani.c | 699 __func__, OS_REG_READ(ah, AR_MIBC),
|
H A D | ar5212reg.h | 36 #define AR_MIBC 0x0040 /* MAC MIB control register */ macro
|
/netbsd-6-1-5-RELEASE/sys/external/isc/atheros_hal/dist/ar5211/ |
H A D | ar5211reg.h | 41 #define AR_MIBC 0x0040 /* MIB control register */ macro
|
/netbsd-6-1-5-RELEASE/sys/external/isc/atheros_hal/dist/ar5416/ |
H A D | ar5416_ani.c | 619 __func__, OS_REG_READ(ah, AR_MIBC),
|
Completed in 232 milliseconds