Searched refs:XCore (Results 1 - 10 of 10) sorted by relevance

/macosx-10.10.1/llvmCore-3425.0.34/lib/Target/XCore/
H A DXCoreInstrInfo.cpp1 //===-- XCoreInstrInfo.cpp - XCore Instruction Information ----------------===//
10 // This file contains the XCore implementation of the TargetInstrInfo class.
16 #include "XCore.h"
29 namespace XCore { namespace in namespace:llvm
31 // XCore Condition Codes
43 : XCoreGenInstrInfo(XCore::ADJCALLSTACKDOWN, XCore::ADJCALLSTACKUP),
59 if (Opcode == XCore::LDWFI)
81 if (Opcode == XCore::STWFI)
99 return BrOpc == XCore
[all...]
H A DXCoreRegisterInfo.cpp1 //===-- XCoreRegisterInfo.cpp - XCore Register Information ----------------===//
10 // This file contains the XCore implementation of the MRegisterInfo class.
16 #include "XCore.h"
41 : XCoreGenRegisterInfo(XCore::LR), TII(tii) {
65 XCore::R4, XCore::R5, XCore::R6, XCore::R7,
66 XCore::R8, XCore
[all...]
H A DXCoreFrameLowering.cpp1 //===-- XCoreFrameLowering.cpp - Frame info for XCore Target --------------===//
10 // This file contains XCore frame information that doesn't fit anywhere else
16 #include "XCore.h"
54 int Opcode = isU6 ? XCore::LDWSP_ru6 : XCore::LDWSP_lru6;
69 int Opcode = isU6 ? XCore::STWSP_ru6 : XCore::STWSP_lru6;
105 loadFromStack(MBB, MBBI, XCore::R11, 0, dl, TII);
127 Opcode = (isU6) ? XCore::ENTSP_u6 : XCore
[all...]
H A DMakefile1 ##===- lib/Target/XCore/Makefile ---------------------------*- Makefile -*-===##
12 TARGET = XCore
H A DXCoreISelDAGToDAG.cpp1 //===-- XCoreISelDAGToDAG.cpp - A dag to dag inst selector for XCore ------===//
10 // This file defines an instruction selector for the XCore target.
14 #include "XCore.h"
35 /// XCoreDAGToDAGISel - XCore specific code to select XCore machine
75 return "XCore DAG->DAG Pattern Instruction Selection";
84 /// XCore-specific DAG, ready for instruction scheduling.
165 return CurDAG->getMachineNode(XCore::MKMSK_rus, dl,
173 SDNode *node = CurDAG->getMachineNode(XCore::LDWCP_lru6, dl, MVT::i32,
187 return CurDAG->getMachineNode(XCore
[all...]
H A DXCoreAsmPrinter.cpp1 //===-- XCoreAsmPrinter.cpp - XCore LLVM assembly writer ------------------===//
11 // of machine-dependent LLVM code to the XAS-format XCore assembly language.
16 #include "XCore.h"
61 return "XCore Assembly Printer";
309 case XCore::DBG_VALUE: {
318 case XCore::ADD_2rus:
H A DXCoreISelLowering.cpp1 //===-- XCoreISelLowering.cpp - XCore DAG Lowering Implementation ---------===//
18 #include "XCore.h"
69 addRegisterClass(MVT::i32, &XCore::GRRegsRegClass);
77 setStackPointerRegisterToSaveRestore(XCore::SP);
85 // XCore does not have the NodeTypes below.
875 /// XCore call implementation
890 // XCore target does not yet support tail call optimization.
1064 /// XCore formal arguments implementation
1130 unsigned VReg = RegInfo.createVirtualRegister(&XCore::GRRegsRegClass);
1161 XCore
[all...]
/macosx-10.10.1/llvmCore-3425.0.34/lib/Target/XCore/MCTargetDesc/
H A DXCoreMCTargetDesc.cpp1 //===-- XCoreMCTargetDesc.cpp - XCore Target Descriptions -----------------===//
10 // This file provides XCore specific target descriptions.
42 InitXCoreMCRegisterInfo(X, XCore::LR);
58 MachineLocation Src(XCore::SP, 0);
/macosx-10.10.1/llvmCore-3425.0.34/
H A Dconfigure3908 xcore-*) llvm_cv_target_arch="XCore" ;;
3941 xcore-*) host_arch="XCore" ;;
5202 XCore) TARGET_HAS_JIT=0
5421 all) TARGETS_TO_BUILD="X86 Sparc PowerPC ARM Mips CellSPU XCore MSP430 CppBackend MBlaze NVPTX Hexagon" ;;
5432 xcore) TARGETS_TO_BUILD="XCore $TARGETS_TO_BUILD" ;;
5447 XCore) TARGETS_TO_BUILD="XCore $TARGETS_TO_BUILD" ;;
/macosx-10.10.1/llvmCore-3425.0.34/projects/sample/
H A Dconfigure3845 xcore-*) llvm_cv_target_arch="XCore" ;;
5064 XCore) TARGET_HAS_JIT=0
5258 all) TARGETS_TO_BUILD="X86 Sparc PowerPC ARM Mips CellSPU XCore MSP430 Hexagon CppBackend MBlaze NVPTX" ;;
5268 xcore) TARGETS_TO_BUILD="XCore $TARGETS_TO_BUILD" ;;
5283 XCore) TARGETS_TO_BUILD="XCore $TARGETS_TO_BUILD" ;;

Completed in 290 milliseconds