Searched refs:mmDMA3_QM_GLBL_CFG0 (Results 1 - 3 of 3) sorted by relevance

/linux-master/drivers/accel/habanalabs/include/gaudi/asic_reg/
H A Ddma3_qm_regs.h22 #define mmDMA3_QM_GLBL_CFG0 0x568000 macro
/linux-master/drivers/accel/habanalabs/gaudi/
H A Dgaudi_security.c2696 pb_addr = (mmDMA3_QM_GLBL_CFG0 & ~0xFFF) + PROT_BITS_OFFS;
2697 word_offset = ((mmDMA3_QM_GLBL_CFG0 & PROT_BITS_OFFS) >> 7) << 2;
2698 mask = 1U << ((mmDMA3_QM_GLBL_CFG0 & 0x7F) >> 2);
H A Dgaudi.c3306 WREG32(mmDMA3_QM_GLBL_CFG0, 0);

Completed in 130 milliseconds