Searched refs:bADClkPhase (Results 1 - 3 of 3) sorted by relevance

/linux-master/drivers/staging/rtl8723bs/include/
H A DHal8192CPhyReg.h614 #define bADClkPhase 0x4000000 /* Reg 0x880 rFPGA0_AnalogParameter1 20/40 CCK support switch 40/80 BB MHZ */ macro
/linux-master/drivers/staging/rtl8192e/rtl8192e/
H A Dr8192E_phyreg.h261 #define bADClkPhase 0x4000000 macro
/linux-master/drivers/staging/rtl8712/
H A Drtl871x_mp_phy_regdef.h523 #define bADClkPhase 0x4000000 macro

Completed in 152 milliseconds