Searched refs:TPC0_CFG_QM_TENSOR_7_BASE_ADDR_LOW_V_SHIFT (Results 1 - 2 of 2) sorted by relevance

/linux-master/drivers/accel/habanalabs/include/goya/asic_reg/
H A Dtpc0_cfg_masks.h1409 #define TPC0_CFG_QM_TENSOR_7_BASE_ADDR_LOW_V_SHIFT 0 macro
/linux-master/drivers/accel/habanalabs/include/gaudi/asic_reg/
H A Dtpc0_cfg_masks.h1905 #define TPC0_CFG_QM_TENSOR_7_BASE_ADDR_LOW_V_SHIFT 0 macro

Completed in 219 milliseconds