Searched refs:R9A08G045_CLK_P1 (Results 1 - 3 of 3) sorted by relevance

/linux-master/drivers/clk/renesas/
H A Dr9a08g045-cpg.c176 DEF_G3S_DIV("P1", R9A08G045_CLK_P1, CLK_PLL3_DIV2_4, DIVPL3A, G3S_DIVPL3A_STS,
178 DEF_FIXED("P1_DIV2", CLK_P1_DIV2, R9A08G045_CLK_P1, 1, 2),
192 DEF_MOD("gic_gicclk", R9A08G045_GIC600_GICCLK, R9A08G045_CLK_P1, 0x514, 0),
194 DEF_MOD("ia55_clk", R9A08G045_IA55_CLK, R9A08G045_CLK_P1, 0x518, 1),
201 DEF_MOD("sdhi0_aclk", R9A08G045_SDHI0_ACLK, R9A08G045_CLK_P1, 0x554, 3),
205 DEF_MOD("sdhi1_aclk", R9A08G045_SDHI1_ACLK, R9A08G045_CLK_P1, 0x554, 7),
209 DEF_MOD("sdhi2_aclk", R9A08G045_SDHI2_ACLK, R9A08G045_CLK_P1, 0x554, 11),
/linux-master/include/dt-bindings/clock/
H A Dr9a08g045-cpg.h25 #define R9A08G045_CLK_P1 14 macro
/linux-master/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dr9a08g045-cpg.h25 #define R9A08G045_CLK_P1 14 macro

Completed in 624 milliseconds