Searched refs:R9A08G045_CLK_P0 (Results 1 - 3 of 3) sorted by relevance

/linux-master/drivers/clk/renesas/
H A Dr9a08g045-cpg.c161 DEF_G3S_DIV("P0", R9A08G045_CLK_P0, CLK_PLL2_DIV2_8, G3S_DIVPL2B, G3S_DIVPL2B_STS,
196 DEF_MOD("wdt0_pclk", R9A08G045_WDT0_PCLK, R9A08G045_CLK_P0, 0x548, 0),
216 DEF_MOD("scif0_clk_pck", R9A08G045_SCIF0_CLK_PCK, R9A08G045_CLK_P0, 0x584, 0),
/linux-master/include/dt-bindings/clock/
H A Dr9a08g045-cpg.h24 #define R9A08G045_CLK_P0 13 macro
/linux-master/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dr9a08g045-cpg.h24 #define R9A08G045_CLK_P0 13 macro

Completed in 189 milliseconds