Searched refs:JH7110_SYSCLK_PLL1_DIV4 (Results 1 - 3 of 3) sorted by relevance

/linux-master/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dstarfive,jh7110-crg.h58 #define JH7110_SYSCLK_PLL1_DIV4 41 macro
/linux-master/include/dt-bindings/clock/
H A Dstarfive,jh7110-crg.h58 #define JH7110_SYSCLK_PLL1_DIV4 41 macro
/linux-master/drivers/clk/starfive/
H A Dclk-starfive-jh7110-sys.c97 JH71X0__DIV(JH7110_SYSCLK_PLL1_DIV4, "pll1_div4", 2, JH7110_SYSCLK_PLL1_DIV2),
98 JH71X0__DIV(JH7110_SYSCLK_PLL1_DIV8, "pll1_div8", 2, JH7110_SYSCLK_PLL1_DIV4),
102 JH7110_SYSCLK_PLL1_DIV4,

Completed in 191 milliseconds