Searched refs:IMX8ULP_CLK_PLL4_PFD3_DIV1_GATE (Results 1 - 3 of 3) sorted by relevance

/linux-master/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dimx8ulp-clock.h86 #define IMX8ULP_CLK_PLL4_PFD3_DIV1_GATE 19 macro
/linux-master/include/dt-bindings/clock/
H A Dimx8ulp-clock.h86 #define IMX8ULP_CLK_PLL4_PFD3_DIV1_GATE 19 macro
/linux-master/drivers/clk/imx/
H A Dclk-imx8ulp.c276 clks[IMX8ULP_CLK_PLL4_PFD3_DIV1_GATE] = imx_clk_hw_gate_dis("pll4_pfd3_div1_gate", "pll4_pfd3", base + 0x60c, 23);

Completed in 368 milliseconds