Searched refs:IMX8ULP_CLK_PLL4_PFD2_DIV2 (Results 1 - 3 of 3) sorted by relevance

/linux-master/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dimx8ulp-clock.h93 #define IMX8ULP_CLK_PLL4_PFD2_DIV2 26 macro
/linux-master/include/dt-bindings/clock/
H A Dimx8ulp-clock.h93 #define IMX8ULP_CLK_PLL4_PFD2_DIV2 26 macro
/linux-master/drivers/clk/imx/
H A Dclk-imx8ulp.c283 clks[IMX8ULP_CLK_PLL4_PFD2_DIV2] = imx_clk_hw_divider_closest("pll4_pfd2_div2", "pll4_pfd2_div2_gate", base + 0x60c, 8, 6);

Completed in 141 milliseconds