Searched refs:IMX8ULP_CLK_PLL4_PFD1_DIV1_GATE (Results 1 - 3 of 3) sorted by relevance

/linux-master/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dimx8ulp-clock.h82 #define IMX8ULP_CLK_PLL4_PFD1_DIV1_GATE 15 macro
/linux-master/include/dt-bindings/clock/
H A Dimx8ulp-clock.h82 #define IMX8ULP_CLK_PLL4_PFD1_DIV1_GATE 15 macro
/linux-master/drivers/clk/imx/
H A Dclk-imx8ulp.c272 clks[IMX8ULP_CLK_PLL4_PFD1_DIV1_GATE] = imx_clk_hw_gate_dis("pll4_pfd1_div1_gate", "pll4_pfd1", base + 0x608, 23);

Completed in 171 milliseconds