Searched refs:IMX7D_PLL_ENET_MAIN_50M_CLK (Results 1 - 3 of 3) sorted by relevance

/linux-master/include/dt-bindings/clock/
H A Dimx7d-clock.h53 #define IMX7D_PLL_ENET_MAIN_50M_CLK 44 macro
/linux-master/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dimx7d-clock.h53 #define IMX7D_PLL_ENET_MAIN_50M_CLK 44 macro
/linux-master/drivers/clk/imx/
H A Dclk-imx7d.c481 hws[IMX7D_PLL_ENET_MAIN_50M_CLK] = imx_clk_hw_gate("pll_enet_50m_clk", "pll_enet_50m", base + 0xe0, 8);

Completed in 99 milliseconds