Searched refs:CLK_VPP0_GALS_VPP1_LARB5 (Results 1 - 3 of 3) sorted by relevance

/linux-master/drivers/clk/mediatek/
H A Dclk-mt8195-vpp0.c62 GATE_VPP0_1(CLK_VPP0_GALS_VPP1_LARB5, "vpp0_gals_vpp1_larb5", "top_vpp", 7),
/linux-master/include/dt-bindings/clock/
H A Dmt8195-clk.h452 #define CLK_VPP0_GALS_VPP1_LARB5 19 macro
/linux-master/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dmt8195-clk.h452 #define CLK_VPP0_GALS_VPP1_LARB5 19 macro

Completed in 93 milliseconds