Searched refs:CLK_VPP0_GALS_VENCSYS_MMSRAM (Results 1 - 3 of 3) sorted by relevance

/linux-master/drivers/clk/mediatek/
H A Dclk-mt8188-vpp0.c59 GATE_VPP0_1(CLK_VPP0_GALS_VENCSYS_MMSRAM, "vpp0_gals_vencsys_mmsram", "top_vpp", 3),
/linux-master/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dmediatek,mt8188-clk.h374 #define CLK_VPP0_GALS_VENCSYS_MMSRAM 15 macro
/linux-master/include/dt-bindings/clock/
H A Dmediatek,mt8188-clk.h374 #define CLK_VPP0_GALS_VENCSYS_MMSRAM 15 macro

Completed in 150 milliseconds