Searched refs:CLK_TOP_P0_1MHZ (Results 1 - 6 of 6) sorted by relevance

/linux-master/include/dt-bindings/clock/
H A Dmt7629-clk.h23 #define CLK_TOP_P0_1MHZ 13 macro
H A Dmt7622-clk.h25 #define CLK_TOP_P0_1MHZ 13 macro
/linux-master/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dmt7629-clk.h23 #define CLK_TOP_P0_1MHZ 13 macro
H A Dmt7622-clk.h25 #define CLK_TOP_P0_1MHZ 13 macro
/linux-master/drivers/clk/mediatek/
H A Dclk-mt7622.c267 FACTOR(CLK_TOP_P0_1MHZ, "p0_1mhz", "eth1pll", 1, 500),
H A Dclk-mt7629.c366 FACTOR(CLK_TOP_P0_1MHZ, "p0_1mhz", "eth1pll", 1, 500),

Completed in 135 milliseconds