Searched refs:CLK_TOP_NET1PLL_D8_D2 (Results 1 - 6 of 6) sorted by relevance

/linux-master/include/dt-bindings/clock/
H A Dmt7986-clk.h43 #define CLK_TOP_NET1PLL_D8_D2 20 macro
H A Dmediatek,mt7988-clk.h48 #define CLK_TOP_NET1PLL_D8_D2 20 macro
/linux-master/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dmt7986-clk.h43 #define CLK_TOP_NET1PLL_D8_D2 20 macro
H A Dmediatek,mt7988-clk.h48 #define CLK_TOP_NET1PLL_D8_D2 20 macro
/linux-master/drivers/clk/mediatek/
H A Dclk-mt7986-topckgen.c50 FACTOR(CLK_TOP_NET1PLL_D8_D2, "top_net1pll_d8_d2", "net1pll", 1, 16),
H A Dclk-mt7988-topckgen.c44 FACTOR(CLK_TOP_NET1PLL_D8_D2, "net1pll_d8_d2", "net1pll", 1, 16),

Completed in 201 milliseconds