Searched refs:CLK_TOP_NET1PLL_D5_D4 (Results 1 - 6 of 6) sorted by relevance

/linux-master/include/dt-bindings/clock/
H A Dmt7986-clk.h42 #define CLK_TOP_NET1PLL_D5_D4 19 macro
H A Dmediatek,mt7988-clk.h46 #define CLK_TOP_NET1PLL_D5_D4 18 macro
/linux-master/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dmt7986-clk.h42 #define CLK_TOP_NET1PLL_D5_D4 19 macro
H A Dmediatek,mt7988-clk.h46 #define CLK_TOP_NET1PLL_D5_D4 18 macro
/linux-master/drivers/clk/mediatek/
H A Dclk-mt7986-topckgen.c49 FACTOR(CLK_TOP_NET1PLL_D5_D4, "top_net1pll_d5_d4", "net1pll", 1, 20),
H A Dclk-mt7988-topckgen.c42 FACTOR(CLK_TOP_NET1PLL_D5_D4, "net1pll_d5_d4", "net1pll", 1, 20),

Completed in 144 milliseconds