Searched refs:CLK_TOP_APLL1_DIV3 (Results 1 - 6 of 6) sorted by relevance
| /linux-master/scripts/dtc/include-prefixes/dt-bindings/clock/ |
| H A D | mt8173-clk.h | 134 #define CLK_TOP_APLL1_DIV3 124 macro
|
| H A D | mediatek,mt6795-clk.h | 129 #define CLK_TOP_APLL1_DIV3 118 macro
|
| /linux-master/include/dt-bindings/clock/ |
| H A D | mt8173-clk.h | 134 #define CLK_TOP_APLL1_DIV3 124 macro
|
| H A D | mediatek,mt6795-clk.h | 129 #define CLK_TOP_APLL1_DIV3 118 macro
|
| /linux-master/drivers/clk/mediatek/ |
| H A D | clk-mt6795-topckgen.c | 514 DIV_GATE(CLK_TOP_APLL1_DIV3, "apll1_div3", "aud_1_sel", 0x12c, 11, 0x124, 8, 16),
|
| H A D | clk-mt8173-topckgen.c | 609 DIV_GATE(CLK_TOP_APLL1_DIV3, "apll1_div3", "aud_1_sel", 0x12c, 11, 0x124, 8, 16),
|
Completed in 277 milliseconds