Searched refs:CLK_PERI_UART2_SEL (Results 1 - 12 of 12) sorted by relevance
| /linux-master/scripts/dtc/include-prefixes/dt-bindings/clock/ |
| H A D | mt8135-clk.h | 182 #define CLK_PERI_UART2_SEL 44 macro
|
| H A D | mt8173-clk.h | 231 #define CLK_PERI_UART2_SEL 38 macro
|
| H A D | mediatek,mt6795-clk.h | 207 #define CLK_PERI_UART2_SEL 32 macro
|
| H A D | mt2701-clk.h | 270 #define CLK_PERI_UART2_SEL 47 macro
|
| /linux-master/include/dt-bindings/clock/ |
| H A D | mt8135-clk.h | 182 #define CLK_PERI_UART2_SEL 44 macro
|
| H A D | mt8173-clk.h | 231 #define CLK_PERI_UART2_SEL 38 macro
|
| H A D | mediatek,mt6795-clk.h | 207 #define CLK_PERI_UART2_SEL 32 macro
|
| H A D | mt2701-clk.h | 270 #define CLK_PERI_UART2_SEL 47 macro
|
| /linux-master/drivers/clk/mediatek/ |
| H A D | clk-mt8173-pericfg.c | 44 MUX(CLK_PERI_UART2_SEL, "uart2_ck_sel", uart_ck_sel_parents, 0x40c, 2, 1),
|
| H A D | clk-mt6795-pericfg.c | 35 MUX(CLK_PERI_UART2_SEL, "uart2_ck_sel", uart_ck_sel_parents, 0x40c, 2, 1),
|
| H A D | clk-mt8135.c | 502 MUX(CLK_PERI_UART2_SEL, "uart2_ck_sel", uart_ck_sel_parents, 0x40c, 2, 1),
|
| H A D | clk-mt2701.c | 881 MUX(CLK_PERI_UART2_SEL, "uart2_ck_sel", uart_ck_sel_parents,
|
Completed in 133 milliseconds