Searched refs:CLK_MM_DISP_PWM0MM (Results 1 - 6 of 6) sorted by relevance

/linux-master/drivers/clk/mediatek/
H A Dclk-mt6795-mm.c67 GATE_MM1(CLK_MM_DISP_PWM0MM, "mm_disp_pwm0mm", "mm_sel", 0),
H A Dclk-mt8173-mm.c69 GATE_MM1(CLK_MM_DISP_PWM0MM, "mm_disp_pwm0mm", "mm_sel", 0),
/linux-master/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dmt8173-clk.h279 #define CLK_MM_DISP_PWM0MM 32 macro
H A Dmediatek,mt6795-clk.h251 #define CLK_MM_DISP_PWM0MM 32 macro
/linux-master/include/dt-bindings/clock/
H A Dmt8173-clk.h279 #define CLK_MM_DISP_PWM0MM 32 macro
H A Dmediatek,mt6795-clk.h251 #define CLK_MM_DISP_PWM0MM 32 macro

Completed in 274 milliseconds