Searched refs:CLK_I2S (Results 1 - 20 of 20) sorted by relevance
/linux-master/scripts/dtc/include-prefixes/dt-bindings/clock/ |
H A D | s5pv210-audss.h | 21 #define CLK_I2S 4 macro
|
H A D | stm32fx-clock.h | 31 #define CLK_I2S 9 macro
|
H A D | pxa-clock.h | 27 #define CLK_I2S 17 macro
|
H A D | suniv-ccu-f1c100s.h | 46 #define CLK_I2S 47 macro
|
H A D | sun5i-ccu.h | 68 #define CLK_I2S 73 macro
|
H A D | pistachio-clk.h | 26 #define CLK_I2S 35 macro
|
H A D | exynos3250.h | 210 #define CLK_I2S 204 macro
|
/linux-master/include/dt-bindings/clock/ |
H A D | s5pv210-audss.h | 21 #define CLK_I2S 4 macro
|
H A D | stm32fx-clock.h | 31 #define CLK_I2S 9 macro
|
H A D | pxa-clock.h | 27 #define CLK_I2S 17 macro
|
H A D | suniv-ccu-f1c100s.h | 46 #define CLK_I2S 47 macro
|
H A D | sun5i-ccu.h | 68 #define CLK_I2S 73 macro
|
H A D | pistachio-clk.h | 26 #define CLK_I2S 35 macro
|
H A D | exynos3250.h | 210 #define CLK_I2S 204 macro
|
/linux-master/drivers/clk/samsung/ |
H A D | clk-s5pv210-audss.c | 136 clk_table[CLK_I2S] = clk_hw_register_gate(NULL, "i2s_audss",
|
H A D | clk-exynos3250.c | 657 GATE(CLK_I2S, "i2s", "div_aclk_100", GATE_IP_PERIL, 21, 0, 0),
|
/linux-master/drivers/clk/ |
H A D | clk-stm32f4.c | 1182 CLK_I2S, "i2s", i2s_parents, ARRAY_SIZE(i2s_parents), 1209 CLK_I2S, "i2s", i2s_parents, ARRAY_SIZE(i2s_parents), 1254 CLK_I2S, "i2s", i2s_parents, ARRAY_SIZE(i2s_parents), 1400 CLK_I2S, "i2s", i2s_parents, ARRAY_SIZE(i2s_parents),
|
/linux-master/drivers/clk/pistachio/ |
H A D | clk-pistachio.c | 22 GATE(CLK_I2S, "i2s", "i2s_div", 0x104, 3),
|
/linux-master/drivers/clk/sunxi-ng/ |
H A D | ccu-suniv-f1c100s.c | 455 [CLK_I2S] = &i2s_clk.common.hw,
|
H A D | ccu-sun5i.c | 703 [CLK_I2S] = &i2s_clk.common.hw, 947 [CLK_I2S] = &i2s_clk.common.hw,
|
Completed in 168 milliseconds