Searched refs:CLK_GSCL_WB (Results 1 - 6 of 6) sorted by relevance
| /linux-master/scripts/dtc/include-prefixes/dt-bindings/clock/ |
| H A D | exynos5250.h | 65 #define CLK_GSCL_WB 261 macro
|
| H A D | exynos5420.h | 163 #define CLK_GSCL_WB 464 macro
|
| /linux-master/include/dt-bindings/clock/ |
| H A D | exynos5250.h | 65 #define CLK_GSCL_WB 261 macro
|
| H A D | exynos5420.h | 163 #define CLK_GSCL_WB 464 macro
|
| /linux-master/drivers/clk/samsung/ |
| H A D | clk-exynos5250.c | 529 GATE(CLK_GSCL_WB, "gscl_wb", "div_gscl_wb", GATE_IP_GSCL, 6, 0, 0),
|
| H A D | clk-exynos5420.c | 1170 GATE(CLK_GSCL_WB, "gscl_wb", "sclk_gscl_wb", GATE_IP_GSCL1, 13,
|
Completed in 143 milliseconds