Searched refs:CLK_GSCL0 (Results 1 - 6 of 6) sorted by relevance

/linux-master/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dexynos5250.h60 #define CLK_GSCL0 256 macro
H A Dexynos5420.h164 #define CLK_GSCL0 465 macro
/linux-master/include/dt-bindings/clock/
H A Dexynos5250.h60 #define CLK_GSCL0 256 macro
H A Dexynos5420.h164 #define CLK_GSCL0 465 macro
/linux-master/drivers/clk/samsung/
H A Dclk-exynos5250.c518 GATE(CLK_GSCL0, "gscl0", "mout_aclk266_gscl_sub", GATE_IP_GSCL, 0, 0,
H A Dclk-exynos5420.c1252 GATE(CLK_GSCL0, "gscl0", "aclk300_gscl", GATE_IP_GSCL0, 0, 0, 0),

Completed in 117 milliseconds