Searched refs:BCM_SR_GENPLL0_PAXC_AXI_X2_CLK (Results 1 - 3 of 3) sorted by relevance

/linux-master/include/dt-bindings/clock/
H A Dbcm-sr.h42 #define BCM_SR_GENPLL0_PAXC_AXI_X2_CLK 5 macro
/linux-master/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dbcm-sr.h42 #define BCM_SR_GENPLL0_PAXC_AXI_X2_CLK 5 macro
/linux-master/drivers/clk/bcm/
H A Dclk-sr.c72 [BCM_SR_GENPLL0_PAXC_AXI_X2_CLK] = {
73 .channel = BCM_SR_GENPLL0_PAXC_AXI_X2_CLK,

Completed in 119 milliseconds