| /haiku-buildtools/gcc/gcc/testsuite/gcc.target/i386/ |
| H A D | avx512vl-vcvtdq2pd-1.c | 11 volatile __m256d res1; variable
18 res1 = _mm256_mask_cvtepi32_pd (res1, m, s);
21 res1 = _mm256_maskz_cvtepi32_pd (m, s);
|
| H A D | avx512vl-vcvtdq2ps-1.c | 12 volatile __m256 res1; variable
19 res1 = _mm256_mask_cvtepi32_ps (res1, m, s1);
22 res1 = _mm256_maskz_cvtepi32_ps (m, s1);
|
| H A D | avx512vl-vcvtps2pd-1.c | 11 volatile __m256d res1; variable
18 res1 = _mm256_mask_cvtps_pd (res1, m, s);
21 res1 = _mm256_maskz_cvtps_pd (m, s);
|
| H A D | avx512vl-vcvttps2dq-1.c | 12 volatile __m256i res1; variable
19 res1 = _mm256_mask_cvttps_epi32 (res1, m, s1);
20 res1 = _mm256_maskz_cvttps_epi32 (m, s1);
|
| H A D | avx512vl-vpmovsxbd-1.c | 11 volatile __m256i res1; variable
17 res1 = _mm256_mask_cvtepi8_epi32 (res1, m, s);
20 res1 = _mm256_maskz_cvtepi8_epi32 (m, s);
|
| H A D | avx512vl-vpmovsxbq-1.c | 11 volatile __m256i res1; variable
17 res1 = _mm256_mask_cvtepi8_epi64 (res1, m, s);
20 res1 = _mm256_maskz_cvtepi8_epi64 (m, s);
|
| H A D | avx512vl-vpmovsxdq-1.c | 11 volatile __m256i res1; variable
17 res1 = _mm256_mask_cvtepi32_epi64 (res1, m, s);
20 res1 = _mm256_maskz_cvtepi32_epi64 (m, s);
|
| H A D | avx512vl-vpmovsxwd-1.c | 11 volatile __m256i res1; variable
17 res1 = _mm256_mask_cvtepi16_epi32 (res1, m, s);
20 res1 = _mm256_maskz_cvtepi16_epi32 (m, s);
|
| H A D | avx512vl-vpmovsxwq-1.c | 11 volatile __m256i res1; variable
17 res1 = _mm256_mask_cvtepi16_epi64 (res1, m, s);
20 res1 = _mm256_maskz_cvtepi16_epi64 (m, s);
|
| H A D | avx512vl-vpmovzxbd-1.c | 11 volatile __m256i res1; variable
17 res1 = _mm256_mask_cvtepu8_epi32 (res1, m, s);
20 res1 = _mm256_maskz_cvtepu8_epi32 (m, s);
|
| H A D | avx512vl-vpmovzxbq-1.c | 11 volatile __m256i res1; variable
17 res1 = _mm256_mask_cvtepu8_epi64 (res1, m, s);
20 res1 = _mm256_maskz_cvtepu8_epi64 (m, s);
|
| H A D | avx512vl-vpmovzxdq-1.c | 11 volatile __m256i res1; variable
17 res1 = _mm256_mask_cvtepu32_epi64 (res1, m, s);
20 res1 = _mm256_maskz_cvtepu32_epi64 (m, s);
|
| H A D | avx512vl-vpmovzxwd-1.c | 11 volatile __m256i res1; variable
17 res1 = _mm256_mask_cvtepu16_epi32 (res1, m, s);
20 res1 = _mm256_maskz_cvtepu16_epi32 (m, s);
|
| H A D | avx512vl-vpmovzxwq-1.c | 11 volatile __m256i res1; variable
17 res1 = _mm256_mask_cvtepu16_epi64 (res1, m, s);
20 res1 = _mm256_maskz_cvtepu16_epi64 (m, s);
|
| H A D | avx512vl-vcvttps2udq-1.c | 14 volatile __m256i res1; variable
21 res1 = _mm256_cvttps_epu32 (s1);
22 res1 = _mm256_mask_cvttps_epu32 (res1, m, s1);
23 res1 = _mm256_maskz_cvttps_epu32 (m, s1);
|
| H A D | avx512vl-vcvtudq2pd-1.c | 13 volatile __m256d res1; variable
20 res1 = _mm256_cvtepu32_pd (s);
23 res1 = _mm256_mask_cvtepu32_pd (res1, m, s);
26 res1 = _mm256_maskz_cvtepu32_pd (m, s);
|
| H A D | avx512vl-vcvtudq2ps-1.c | 14 volatile __m256 res1; variable
21 res1 = _mm256_cvtepu32_ps (s1);
24 res1 = _mm256_mask_cvtepu32_ps (res1, m, s1);
27 res1 = _mm256_maskz_cvtepu32_ps (m, s1);
|
| H A D | avx512dq-vcvtpd2qq-1.c | 21 volatile __m512i res1; variable
29 res1 = _mm512_cvtpd_epi64 (s1);
33 res1 = _mm512_mask_cvtpd_epi64 (res1, m, s1);
37 res1 = _mm512_maskz_cvtpd_epi64 (m, s1);
41 res1 = _mm512_cvt_roundpd_epi64 (s1, _MM_FROUND_TO_NEAREST_INT | _MM_FROUND_NO_EXC);
42 res1 = _mm512_mask_cvt_roundpd_epi64 (res1, m, s1, _MM_FROUND_TO_POS_INF | _MM_FROUND_NO_EXC);
43 res1 = _mm512_maskz_cvt_roundpd_epi64 (m, s1, _MM_FROUND_TO_ZERO | _MM_FROUND_NO_EXC);
|
| H A D | avx512dq-vcvtpd2uqq-1.c | 21 volatile __m512i res1; variable
29 res1 = _mm512_cvtpd_epu64 (s1);
33 res1 = _mm512_mask_cvtpd_epu64 (res1, m, s1);
37 res1 = _mm512_maskz_cvtpd_epu64 (m, s1);
41 res1 = _mm512_cvt_roundpd_epu64 (s1, _MM_FROUND_TO_NEAREST_INT | _MM_FROUND_NO_EXC);
42 res1 = _mm512_mask_cvt_roundpd_epu64 (res1, m, s1, _MM_FROUND_TO_NEG_INF | _MM_FROUND_NO_EXC);
43 res1 = _mm512_maskz_cvt_roundpd_epu64 (m, s1, _MM_FROUND_TO_ZERO | _MM_FROUND_NO_EXC);
|
| H A D | avx512dq-vcvtqq2pd-1.c | 21 volatile __m512d res1; variable
29 res1 = _mm512_cvtepi64_pd (s1);
30 res1 = _mm512_mask_cvtepi64_pd (res1, m, s1);
31 res1 = _mm512_maskz_cvtepi64_pd (m, s1);
38 res1 = _mm512_cvt_roundepi64_pd (s1, _MM_FROUND_TO_NEAREST_INT | _MM_FROUND_NO_EXC);
39 res1 = _mm512_mask_cvt_roundepi64_pd (res1, m, s1, _MM_FROUND_TO_NEG_INF | _MM_FROUND_NO_EXC);
40 res1 = _mm512_maskz_cvt_roundepi64_pd (m, s1, _MM_FROUND_TO_ZERO | _MM_FROUND_NO_EXC);
|
| H A D | avx512dq-vcvtqq2ps-1.c | 20 volatile __m256 res1; variable
27 res1 = _mm512_cvtepi64_ps (s1);
28 res1 = _mm512_mask_cvtepi64_ps (res1, m, s1);
29 res1 = _mm512_maskz_cvtepi64_ps (m, s1);
36 res1 = _mm512_cvt_roundepi64_ps (s1, _MM_FROUND_TO_NEAREST_INT | _MM_FROUND_NO_EXC);
37 res1 = _mm512_mask_cvt_roundepi64_ps (res1, m, s1, _MM_FROUND_TO_NEG_INF | _MM_FROUND_NO_EXC);
38 res1 = _mm512_maskz_cvt_roundepi64_ps (m, s1, _MM_FROUND_TO_ZERO | _MM_FROUND_NO_EXC);
|
| H A D | avx512dq-vcvttpd2qq-1.c | 21 volatile __m512i res1; variable
29 res1 = _mm512_cvttpd_epi64 (s1);
33 res1 = _mm512_mask_cvttpd_epi64 (res1, m, s1);
37 res1 = _mm512_maskz_cvttpd_epi64 (m, s1);
41 res1 = _mm512_cvtt_roundpd_epi64 (s1, _MM_FROUND_NO_EXC);
42 res1 = _mm512_mask_cvtt_roundpd_epi64 (res1, m, s1, _MM_FROUND_NO_EXC);
43 res1 = _mm512_maskz_cvtt_roundpd_epi64 (m, s1, _MM_FROUND_NO_EXC);
|
| H A D | avx512dq-vcvttpd2uqq-1.c | 21 volatile __m512i res1; variable
29 res1 = _mm512_cvttpd_epu64 (s1);
33 res1 = _mm512_mask_cvttpd_epu64 (res1, m, s1);
37 res1 = _mm512_maskz_cvttpd_epu64 (m, s1);
41 res1 = _mm512_cvtt_roundpd_epu64 (s1, _MM_FROUND_NO_EXC);
42 res1 = _mm512_mask_cvtt_roundpd_epu64 (res1, m, s1, _MM_FROUND_NO_EXC);
43 res1 = _mm512_maskz_cvtt_roundpd_epu64 (m, s1, _MM_FROUND_NO_EXC);
|
| H A D | avx512dq-vcvtuqq2pd-1.c | 21 volatile __m512d res1; variable
29 res1 = _mm512_cvtepu64_pd (s1);
30 res1 = _mm512_mask_cvtepu64_pd (res1, m, s1);
31 res1 = _mm512_maskz_cvtepu64_pd (m, s1);
38 res1 = _mm512_cvt_roundepu64_pd (s1, _MM_FROUND_TO_NEAREST_INT | _MM_FROUND_NO_EXC);
39 res1 = _mm512_mask_cvt_roundepu64_pd (res1, m, s1, _MM_FROUND_TO_POS_INF | _MM_FROUND_NO_EXC);
40 res1 = _mm512_maskz_cvt_roundepu64_pd (m, s1, _MM_FROUND_TO_ZERO | _MM_FROUND_NO_EXC);
|
| H A D | avx512dq-vcvtuqq2ps-1.c | 20 volatile __m256 res1; variable
27 res1 = _mm512_cvtepu64_ps (s1);
28 res1 = _mm512_mask_cvtepu64_ps (res1, m, s1);
29 res1 = _mm512_maskz_cvtepu64_ps (m, s1);
36 res1 = _mm512_cvt_roundepu64_ps (s1, _MM_FROUND_TO_NEAREST_INT | _MM_FROUND_NO_EXC);
37 res1 = _mm512_mask_cvt_roundepu64_ps (res1, m, s1, _MM_FROUND_TO_POS_INF | _MM_FROUND_NO_EXC);
38 res1 = _mm512_maskz_cvt_roundepu64_ps (m, s1, _MM_FROUND_TO_ZERO | _MM_FROUND_NO_EXC);
|