Searched refs:SHIFT_LSL (Results 1 - 2 of 2) sorted by relevance

/haiku-buildtools/legacy/binutils/gas/config/
H A Dtc-arm.c3143 SHIFT_LSL, SHIFT_LSR, SHIFT_ASR, SHIFT_ROR, SHIFT_RRX
3206 if (shift != SHIFT_LSL && shift != SHIFT_ASR)
3214 if (shift != SHIFT_LSL)
5973 || (value == 32 && (shift == SHIFT_LSL
5978 shift = SHIFT_LSL;
6014 constraint (inst.operands[i].shifted && inst.operands[i].shift_kind != SHIFT_LSL,
7722 case T_MNEM_lsls: shift_kind = SHIFT_LSL; break;
7773 case SHIFT_LSL: inst.instruction = T_OPCODE_LSL_R; break;
7787 case SHIFT_LSL: inst.instruction = T_OPCODE_LSL_I; break;
8786 { "asl", SHIFT_LSL }, { "AS
3140 SHIFT_LSL, SHIFT_LSR, SHIFT_ASR, SHIFT_ROR, SHIFT_RRX enumerator in enum:shift_kind
[all...]
/haiku-buildtools/binutils/gas/config/
H A Dtc-arm.c5065 SHIFT_LSL, SHIFT_LSR, SHIFT_ASR, SHIFT_ROR, SHIFT_RRX
5129 if (shift != SHIFT_LSL && shift != SHIFT_ASR)
5137 if (shift != SHIFT_LSL)
10292 || (value == 32 && (shift == SHIFT_LSL
10297 shift = SHIFT_LSL;
10334 constraint (inst.operands[i].shifted && inst.operands[i].shift_kind != SHIFT_LSL,
10686 constraint (Rd == REG_SP && Rs == REG_SP && shift != SHIFT_LSL,
11983 case SHIFT_LSL:
12033 case SHIFT_LSL: inst.instruction = T_OPCODE_LSL_I; break;
12770 case T_MNEM_lsls: shift_kind = SHIFT_LSL; brea
5064 SHIFT_LSL, SHIFT_LSR, SHIFT_ASR, SHIFT_ROR, SHIFT_RRX enumerator in enum:shift_kind
[all...]

Completed in 138 milliseconds