/fuchsia/zircon/kernel/platform/pc/include/platform/ |
H A D | pc.h | 11 #include <arch/x86/interrupts.h> 16 /* defined interrupts */
|
/fuchsia/zircon/kernel/include/kernel/ |
H A D | stats.h | 23 // cpu level interrupts and exceptions 24 ulong interrupts; // hardware interrupts, minus timer interrupts or inter-processor interrupts member in struct:cpu_stats 25 ulong timer_ints; // timer interrupts 27 ulong perf_ints; // performance monitor interrupts 31 // inter-processor interrupts
|
/fuchsia/zircon/system/dev/block/sdmmc/ |
H A D | rules.mk | 17 $(LOCAL_DIR)/sdio-interrupts.c \
|
/fuchsia/zircon/system/dev/display/intel-i915/ |
H A D | rules.mk | 21 $(LOCAL_DIR)/interrupts.cpp \
|
H A D | pipe.cpp | 82 controller_->interrupts()->EnablePipeVsync(pipe_, true); 86 controller_->interrupts()->EnablePipeVsync(pipe_, true);
|
H A D | intel-i915.h | 23 #include "interrupts.h" 114 Interrupts* interrupts() { return &interrupts_; } function in class:i915::Controller
|
/fuchsia/zircon/system/dev/usb/dwc2/ |
H A D | dwc2.c | 796 dwc->channel_interrupts[channel] = chanptr->interrupts; 800 chanptr->interrupts.val = 0xffffffff; 807 union dwc_core_interrupts interrupts = regs->core_interrupts; local 809 if (interrupts.port_intr) { 852 if (interrupts.sof_intr) { 860 if (interrupts.host_channel_intr) { 871 // Thread to handle interrupts. 1136 chanptr->interrupts.val = 0xffffffff; 1359 union dwc_host_channel_interrupts interrupts, 1397 if (!interrupts 1356 handle_normal_channel_halted(uint channel, dwc_usb_transfer_request_t* req, dwc_usb_endpoint_t* ep, union dwc_host_channel_interrupts interrupts, dwc_usb_t* dwc) argument 1474 handle_channel_halted_interrupt(uint channel, dwc_usb_transfer_request_t* req, dwc_usb_endpoint_t* ep, union dwc_host_channel_interrupts interrupts, dwc_usb_t* dwc) argument 1667 union dwc_host_channel_interrupts interrupts = local [all...] |
/fuchsia/zircon/kernel/platform/pc/ |
H A D | rules.mk | 19 $(LOCAL_DIR)/interrupts.cpp \
|
H A D | interrupts.cpp | 12 #include <arch/x86/interrupts.h> 90 // Initialize the delivery modes/targets for the ISA interrupts 247 // 0-31 are reserved for architecture defined interrupts & exceptions
|
/fuchsia/zircon/kernel/arch/x86/include/arch/ |
H A D | hypervisor.h | 10 #include <arch/x86/interrupts.h> 67 // Tracks pending interrupts.
|
/fuchsia/zircon/kernel/kernel/ |
H A D | debug.cpp | 136 printf("\ttimer interrupts: %lu\n", percpu[i].stats.timer_ints); 249 percpu[i].stats.interrupts - old_stats[i].interrupts,
|
/fuchsia/zircon/kernel/arch/x86/ |
H A D | idt.cpp | 22 #include <arch/x86/interrupts.h>
|
H A D | descriptor.cpp | 13 #include <arch/x86/interrupts.h>
|
H A D | mp.cpp | 23 #include <arch/x86/interrupts.h> 132 // interrupts
|
H A D | faults.cpp | 15 #include <arch/x86/interrupts.h> 253 /* reenable interrupts */ 258 /* make sure we put interrupts back as we exit */
|
H A D | lapic.cpp | 16 #include <arch/x86/interrupts.h>
|
H A D | ioapic.cpp | 10 #include <arch/x86/interrupts.h>
|
/fuchsia/zircon/third_party/ulib/usb-dwc-regs/include/dwc2/ |
H A D | usb_dwc_regs.h | 50 /** Enable interrupts from the USB controller. Disabled by default. */ 100 * This register contains the state of pending top-level DWC interrupts. 1 130 * pending interrupts, then handle and clear the interrupts for 291 * interrupts by writing to this register; use the channel-specific 596 * These bits can be used with or without "real" interrupts. To have 599 * interrupts from the channel are enabled in the 600 * host_channels_interrupt_mask register, channel interrupts overall are 601 * enabled in the core_interrupt_mask register, and interrupts from the 731 } interrupts; member in struct:dwc_regs::dwc_host_channel [all...] |
/fuchsia/zircon/kernel/dev/interrupt/arm_gic/v2/ |
H A D | arm_gicv2.cpp | 67 // INTIDs 0-15 are local CPU interrupts 88 GICREG(0, GICC_PMR) = 0xFF; // unmask interrupts at all priority levels 157 // Set external interrupts to target cpu 0 215 // Only configurable for SPI interrupts 273 CPU_STATS_INC(interrupts); 329 // Turn off all GIC0 interrupts at the distributor. 348 // We're going to check four interrupts at a time. Build a repeated mask for the current CPU. 368 // interrupts targeted at this CPU (PPIs and SPIs). 372 // Turn off interrupts at the CPU interface. 418 printf("GICv2: failed to detect GICv2, interrupts wil [all...] |
/fuchsia/zircon/kernel/dev/interrupt/arm_gic/v3/ |
H A D | arm_gicv3.cpp | 69 // INTIDs 0-15 are local CPU interrupts 139 // enable group 1 interrupts. 342 CPU_STATS_INC(interrupts); 399 // Turn off all GIC0 interrupts at the distributor. 444 // interrupts targeted at this CPU (PPIs and SPIs). 449 // Disable group 1 interrupts at the CPU interface. 542 printf("GICv3: failed to detect GICv3, interrupts will be broken\n");
|
/fuchsia/zircon/kernel/syscalls/ |
H A D | object.cpp | 479 stats.ints = cpu->stats.interrupts;
|