Searched refs:pins (Results 1 - 25 of 48) sorted by relevance

12

/freebsd-current/sys/dev/iicbus/
H A Diic_recover_bus.c44 * embedded i2c controllers, the i2c pins can be temporarily reassigned as gpio
45 * pins to do the bus recovery, then can be assigned back to the i2c hardware.
58 iic_recover_bus(struct iicrb_pin_access *pins) argument
67 pins->setsda(pins->ctx, 1);
68 pins->setscl(pins->ctx, 1);
79 if (pins->getscl(pins->ctx))
96 if (pins
[all...]
H A Diic_recover_bus.h54 int iic_recover_bus(struct iicrb_pin_access *pins);
/freebsd-current/sys/arm/allwinner/
H A Dallwinner_pinctrl.h43 const struct allwinner_pins * pins; member in struct:allwinner_padconf
H A Daw_gpio.c345 bank = sc->conf->padconf->pins[pin].port;
346 pin = sc->conf->padconf->pins[pin].pin;
360 if (sc->conf->padconf->pins[pin].functions[f] == NULL)
366 bank = sc->conf->padconf->pins[pin].port;
367 pin = sc->conf->padconf->pins[pin].pin;
386 bank = sc->conf->padconf->pins[pin].port;
387 pin = sc->conf->padconf->pins[pin].pin;
406 bank = sc->conf->padconf->pins[pin].port;
407 pin = sc->conf->padconf->pins[pin].pin;
424 bank = sc->conf->padconf->pins[pi
[all...]
/freebsd-current/sys/dev/gpio/
H A Dofw_gpiobus.c50 * Utility functions for easier handling of OFW GPIO pins.
176 GPIOBUS_PIN_SETNAME(bus, devi->pins[i],
184 struct gpiobus_pin **pins)
188 ofw_bus_get_node(consumer), pname, NULL, pins));
216 struct gpiobus_pin *pins; local
229 npins = ofw_gpiobus_parse_gpios_impl(child, node, "gpios", sc, &pins);
241 free(pins, M_DEVBUF);
246 devi->pins[i] = pins[i].pin;
247 free(pins, M_DEVBU
183 ofw_gpiobus_parse_gpios(device_t consumer, char *pname, struct gpiobus_pin **pins) argument
279 ofw_gpiobus_parse_gpios_impl(device_t consumer, phandle_t cnode, char *pname, struct gpiobus_softc *bussc, struct gpiobus_pin **pins) argument
[all...]
H A Dgpiobus.c80 * low-level controller driver in struct gpio_pin. Currently, only pins
85 * pins, so we just define that flag here instead of including a GPL'd header.
186 devi->pins[idx], ppin));
273 range_start = range_stop = devi->pins[0];
275 if (devi->pins[i] != (range_stop + 1)) {
282 range_start = range_stop = devi->pins[i];
349 KASSERT(sc->sc_npins >= 0, ("GPIO device with no pins"));
369 /* Allocate pins and flags memory. */
370 devi->pins = malloc(sizeof(uint32_t) * devi->npins, M_DEVBUF,
372 if (devi->pins
493 gpiobus_parse_pin_list(struct gpiobus_softc *sc, device_t child, const char *pins) argument
632 char pins[128]; local
649 char pins[128]; local
725 const char *pins; local
[all...]
H A Dgpioregulator.c60 struct gpiobus_pin **pins; member in struct:gpioregulator_init_def
91 error = gpio_pin_setflags(sc->def->pins[n], GPIO_PIN_OUTPUT);
144 error = gpio_pin_set_active(sc->def->pins[n],
167 error = gpio_pin_is_active(sc->def->pins[n], &active);
244 sc->init_def.pins = malloc(sc->init_def.npins *
245 sizeof(sc->init_def.pins), M_DEVBUF, M_WAITOK | M_ZERO);
248 &sc->init_def.pins[n]);
258 if (sc->init_def.pins[n] != NULL)
259 gpio_pin_release(sc->init_def.pins[n]);
263 free(sc->init_def.pins, M_DEVBU
[all...]
H A Dgpioc.c92 SLIST_HEAD(gpioc_pins_list, gpioc_pins) pins;
282 SLIST_FOREACH(pin_link, &priv->pins, next) {
308 SLIST_INSERT_HEAD(&priv->pins, pin_link, next);
337 SLIST_FOREACH_SAFE(pin_link, &priv->pins, next, pin_link_temp) {
349 SLIST_REMOVE(&priv->pins, pin_link, gpioc_pins, next);
516 SLIST_FOREACH(privpin, &priv->pins, next) {
579 sc->sc_npins++; /* Number of pins is one more than max pin number. */
640 SLIST_FOREACH_SAFE(pin_link, &priv->pins, next, pin_link_temp) {
661 SLIST_REMOVE(&priv->pins, pin_link, gpioc_pins, next);
733 if (SLIST_EMPTY(&priv->pins)) {
[all...]
H A Dgpiobusvar.h92 int sc_npins; /* total pins on bus */
107 uint32_t npins; /* pins total */
108 uint32_t *pins; /* pins map */ member in struct:gpiobus_ivar
120 GPIOBUS_ACCESSOR(pins, PINS, const uint32_t *)
162 /* Work with gpio pins acquired using the functions above. */
/freebsd-current/sys/arm/mv/
H A Dmvebu_pinctrl.c62 const struct mv_pins *pins; member in struct:mv_padconf
91 .pins = ap806_pins,
129 const char **pins; local
139 npins = ofw_bus_string_list_to_array(node, "marvell,pins", &pins);
145 if (strcmp(pins[i], sc->padconf->pins[pin_num].name) == 0)
152 if (sc->padconf->pins[pin_num].functions[pin_func] &&
153 strcmp(function, sc->padconf->pins[pin_num].functions[pin_func]) == 0)
162 OF_prop_free(pins);
[all...]
H A Dmv_armv7_machdep.c161 int tuple_size, rv, pins, i, j; local
224 pins = len / tuple_size;
225 if (pins > pin_count)
228 * Fill out a "mpp[pin] => function" table. All pins unspecified in
233 for (i = 0; i < pins; i++) {
/freebsd-current/sys/dev/iicbus/mux/
H A Diic_gpiomux.c29 * Driver for i2c bus muxes controlled by one or more gpio pins.
71 gpio_pin_t pins[IICMUX_MAX_BUSES]; member in struct:gpiomux_softc
85 * bits in the index number are transcribed to the state of the pins,
87 * sc->idleidx to the pins, unless that is IDLE_NOOP (leave the current
97 gpio_pin_set_active(sc->pins[i], busidx & (1u << i));
126 gpio_pin_release(sc->pins[i]);
143 * multiple pins, but there must be at least one.
147 &sc->pins[i]);
154 device_printf(dev, "cannot acquire pins listed in mux-gpios\n");
161 device_printf(dev, "too many mux-gpios pins fo
[all...]
/freebsd-current/sys/dev/amdgpio/
H A Damdgpio.h42 #define AMD_GPIO_PINS_MAX 256 /* 4 banks * 64 pins */
44 /* Number of pins in each bank */
253 const unsigned *pins; member in struct:amd_pingroup
260 .pins = i2c0_pins,
265 .pins = i2c1_pins,
270 .pins = i2c2_pins,
275 .pins = i2c3_pins,
280 .pins = i2c4_pins,
285 .pins = i2c5_pins,
290 .pins
[all...]
/freebsd-current/sys/arm/allwinner/a64/
H A Da64_r_padconf.c55 .pins = a64_r_pins,
/freebsd-current/sys/arm/allwinner/h3/
H A Dh3_r_padconf.c57 .pins = h3_r_pins,
/freebsd-current/sys/arm/allwinner/a83t/
H A Da83t_r_padconf.c53 .pins = a83t_r_pins,
H A Da83t_padconf.c153 .pins = a83t_pins,
/freebsd-current/sys/dev/iicbus/gpio/
H A Dtca64xx.c377 uint8_t bit, val, addr, pins, inv_val; local
383 pins = sc->num_pins;
386 if (pin >= pins)
442 uint8_t bit, addr, pins, reg_pvalue; local
448 pins = sc->num_pins;
452 if (pin >= pins || pval == NULL)
468 uint8_t bit, addr, pins, value; local
474 pins = sc->num_pins;
478 if (pin >= pins)
513 uint8_t bit, addr, pins, valu local
[all...]
/freebsd-current/sys/dev/ftgpio/
H A Dftgpio.c114 struct gpio_pin pins[FTGPIO_MAX_PIN + 1]; member in struct:ftgpio_softc
171 pin_flags = sc->pins[pin_num].gp_flags;
200 pin_flags = sc->pins[pin_num].gp_flags;
325 sc->pins[pin_num].gp_flags = pin_flags;
373 pin = &sc->pins[i];
450 if ((sc->pins[pin_num].gp_flags & GPIO_PIN_OUTPUT) == 0) {
509 strlcpy(pin_name, sc->pins[pin_num].gp_name, GPIOMAXNAME);
526 *pin_caps = sc->pins[pin_num].gp_caps;
543 *pin_flags = sc->pins[pin_num].gp_flags;
562 if ((pin_flags & sc->pins[pin_nu
[all...]
/freebsd-current/sys/arm/allwinner/a31/
H A Da31_r_padconf.c59 .pins = a31_r_pins,
/freebsd-current/sys/arm/allwinner/h6/
H A Dh6_padconf.c122 .pins = h6_pins,
H A Dh6_r_padconf.c56 .pins = h6_r_pins,
/freebsd-current/sys/dev/qcom_tlmm/
H A Dqcom_tlmm_pinmux.c31 * specific way of configuring up pins.
158 phandle_t node, struct qcom_tlmm_pinctrl_cfg *cfg, char **pins,
163 *lpins = OF_getprop_alloc(node, "pins", (void **)pins);
453 /* Handle GPIO pins */
475 char *pins, *pname; local
479 * Read the configuration and list of pins for the given node to
482 rv = qcom_tlmm_pinctrl_read_node(sc, node, &cfg, &pins, &lpins);
487 pname = pins;
502 if (pins !
157 qcom_tlmm_pinctrl_read_node(struct qcom_tlmm_softc *sc, phandle_t node, struct qcom_tlmm_pinctrl_cfg *cfg, char **pins, int *lpins) argument
[all...]
/freebsd-current/sys/arm/nvidia/
H A Das3722_gpio.c205 struct as3722_pincfg *cfg, char **pins, int *lpins)
209 *lpins = OF_getprop_alloc(node, "pins", (void **)pins);
230 char *pins, *pname; local
233 rv = as3722_pinmux_read_node(sc, node, &cfg, &pins, &lpins);
238 pname = pins;
250 if (pins != NULL)
251 OF_prop_free(pins);
204 as3722_pinmux_read_node(struct as3722_softc *sc, phandle_t node, struct as3722_pincfg *cfg, char **pins, int *lpins) argument
/freebsd-current/sys/arm/broadcom/bcm2835/
H A Dbcm2835_gpio.c198 /* Five banks, 10 pins per bank, 3 bits per pin. */
290 /* Five banks, 10 pins per bank, 3 bits per pin. */
497 /* We never touch on read-only/reserved pins. */
519 /* We never write to read-only/reserved pins. */
569 /* We never write to read-only/reserved pins. */
604 /* Ignore changes on read-only pins. */
659 pcell_t *pins; local
662 npins = OF_getencprop_alloc_multi(node, propname, sizeof(*pins),
663 (void **)&pins);
667 OF_prop_free(pins);
1247 uint32_t *pins; local
[all...]

Completed in 379 milliseconds

12