Searched refs:MI0 (Results 1 - 8 of 8) sorted by relevance
/freebsd-current/contrib/llvm-project/llvm/lib/Target/AArch64/ |
H A D | AArch64MachineScheduler.cpp | 36 static bool mayOverlapWrite(const MachineInstr &MI0, const MachineInstr &MI1, argument 38 const MachineOperand &Base0 = AArch64InstrInfo::getLdStBaseOp(MI0); 45 int StoreSize0 = AArch64InstrInfo::getMemScale(MI0); 47 Off0 = AArch64InstrInfo::hasUnscaledLdStOffset(MI0.getOpcode()) 48 ? AArch64InstrInfo::getLdStOffsetOp(MI0).getImm() 49 : AArch64InstrInfo::getLdStOffsetOp(MI0).getImm() * StoreSize0; 54 const MachineInstr &MI = (Off0 < Off1) ? MI0 : MI1;
|
H A D | AArch64CollectLOH.cpp | 280 const MachineInstr *MI0; ///< First instruction involved in the LOH. member in struct:LOHInfo 301 Info.MI0 = &MI; 307 Info.MI0 = &MI; 312 Info.MI0 = &MI; 318 Info.MI0 = &MI; 398 const MachineInstr *AddMI = Info.MI0; 405 << '\t' << MI << '\t' << *Info.MI0); 406 AFI.addLOHDirective(MCLOH_AdrpAdd, {&MI, Info.MI0}); 411 if (supportLoadFromLiteral(*Info.MI0)) { 413 << '\t' << MI << '\t' << *Info.MI0); [all...] |
/freebsd-current/contrib/llvm-project/llvm/lib/Target/AVR/ |
H A D | AVRExpandPseudoInsts.cpp | 1637 auto MI0 = local 1643 MI0->getOperand(3).setIsDead(); 1723 auto MI0 = local 1729 MI0->getOperand(3).setIsDead(); 1835 auto MI0 = local 1841 MI0->getOperand(3).setIsDead(); 1921 auto MI0 = local 1927 MI0->getOperand(3).setIsDead();
|
/freebsd-current/contrib/llvm-project/llvm/lib/Target/ARM/ |
H A D | ARMBaseInstrInfo.cpp | 1860 bool ARMBaseInstrInfo::produceSameValue(const MachineInstr &MI0, argument 1863 unsigned Opcode = MI0.getOpcode(); 1872 if (MI0.getNumOperands() != MI1.getNumOperands()) 1875 const MachineOperand &MO0 = MI0.getOperand(1); 1887 const MachineFunction *MF = MI0.getParent()->getParent(); 1908 if (MI0.getNumOperands() != MI1.getNumOperands()) 1911 Register Addr0 = MI0.getOperand(1).getReg(); 1926 for (unsigned i = 3, e = MI0.getNumOperands(); i != e; ++i) { 1928 const MachineOperand &MO0 = MI0.getOperand(i); 1936 return MI0 [all...] |
H A D | ARMBaseInstrInfo.h | 239 bool produceSameValue(const MachineInstr &MI0, const MachineInstr &MI1,
|
/freebsd-current/contrib/llvm-project/llvm/lib/CodeGen/ |
H A D | TargetInstrInfo.cpp | 428 bool TargetInstrInfo::produceSameValue(const MachineInstr &MI0, argument 431 return MI0.isIdenticalTo(MI1, MachineInstr::IgnoreVRegDefs);
|
/freebsd-current/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
H A D | TargetInstrInfo.h | 593 virtual bool produceSameValue(const MachineInstr &MI0,
|
/freebsd-current/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
H A D | CombinerHelper.cpp | 5400 static bool hasMoreUses(const MachineInstr &MI0, const MachineInstr &MI1, 5402 return std::distance(MRI.use_instr_nodbg_begin(MI0.getOperand(0).getReg()),
|
Completed in 306 milliseconds