| /freebsd-current/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | MachineOperand.h | 91 /// IsDef - True if this is a def, false if this is a use of the register.
94 unsigned IsDef : 1;
381 return !IsDef;
386 return IsDef;
396 return IsDeadOrKill & IsDef;
401 return IsDeadOrKill & !IsDef;
520 assert(isReg() && !IsDef && "Wrong MachineOperand mutator");
526 assert(isReg() && IsDef && "Wrong MachineOperand mutator");
543 assert(isReg() && IsDef && "Wrong MachineOperand mutator");
548 assert(isReg() && !IsDef
[all...] |
| H A D | RDFGraph.h | 825 static bool IsDef(const Node BA) { function in struct:DataFlowGraph
|
| /freebsd-current/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | RDFDeadCode.cpp | 137 if (DFG.IsDef(RA))
152 for (NodeAddr<DefNode*> DA : IA.Addr->members_if(DFG.IsDef, DFG))
226 else if (DFG.IsDef(RA))
|
| H A D | HexagonRDFOpt.cpp | 170 if (DFG.IsDef(RA) && DeadNodes.count(RA.Id))
260 for (NodeAddr<DefNode*> DA : IA.Addr->members_if(DFG.IsDef, DFG)) {
|
| H A D | HexagonConstExtenders.cpp | 329 bool IsDef = false; member in struct:__anon2330::HexagonConstExtenders::ExtDesc
504 if (ED.IsDef)
1165 ED.IsDef = true;
1185 ED.IsDef = true;
1190 ED.IsDef = true;
1194 ED.IsDef = true;
1276 if (!ED.IsDef)
1296 if (ED.IsDef)
1852 assert((!ED.IsDef || ED.Rd.Reg != 0) && "Missing Rd for def");
1877 if (ED.IsDef
[all...] |
| H A D | HexagonFrameLowering.h | 173 bool IsDef, bool IsKill) const;
|
| H A D | RDFCopy.cpp | 184 for (NodeAddr<DefNode*> DA : SA.Addr->members_if(DFG.IsDef, DFG)) {
|
| H A D | HexagonOptAddrMode.cpp | 185 if ((DFG->IsDef(AA) && AA.Id != OffsetRegRD) ||
248 for (NodeAddr<DefNode *> DA : SA.Addr->members_if(DFG->IsDef, *DFG)) {
309 if ((DFG->IsDef(AA) && AA.Id != LRExtRegRD) ||
|
| H A D | HexagonFrameLowering.cpp | 2568 const CSIVect &CSI, bool IsDef, bool IsKill) const {
2571 MI->addOperand(MachineOperand::CreateReg(R.getReg(), IsDef, true, IsKill));
2567 addCalleeSaveRegistersAsImpOperand(MachineInstr *MI, const CSIVect &CSI, bool IsDef, bool IsKill) const argument
|
| /freebsd-current/contrib/llvm-project/llvm/utils/TableGen/ |
| H A D | InstrDocsEmitter.cpp | 151 bool IsDef = i < II->Operands.NumDefs; local
165 OS << "* " << (IsDef ? "DEF" : "USE") << " ``" << Op.Rec->getName()
176 OS << "* " << (IsDef ? "DEF" : "USE") << " ``" << Op.Rec->getName()
|
| H A D | GlobalISelMatchTable.h | 2015 bool IsDef; member in class:llvm::AddRegisterRenderer
2020 const Record *RegisterDef, bool IsDef = false)
2022 IsDef(IsDef), Target(Target) {}
2039 bool IsDef; member in class:llvm::TempRegRenderer
2043 TempRegRenderer(unsigned InsnID, unsigned TempRegID, bool IsDef = false,
2047 SubRegIdx(SubReg), IsDef(IsDef), IsDead(IsDead) {}
|
| H A D | GlobalISelMatchTable.cpp | 1937 if (IsDef)
1948 const bool NeedsFlags = (SubRegIdx || IsDef);
1950 assert(!IsDef);
1966 if (IsDef) {
|
| /freebsd-current/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsSEISelDAGToDAG.h | 32 void addDSPCtrlRegOperands(bool IsDef, MachineInstr &MI,
|
| H A D | MipsDelaySlotFiller.cpp | 130 bool IsDef) const;
432 unsigned Reg, bool IsDef) const {
433 if (IsDef) {
|
| H A D | MipsSEISelDAGToDAG.cpp | 52 void MipsSEDAGToDAGISel::addDSPCtrlRegOperands(bool IsDef, MachineInstr &MI, argument
57 IsDef ? RegState::ImplicitDefine : RegState::Implicit | RegState::Undef;
|
| /freebsd-current/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | MachineOperand.cpp | 110 if (IsDef == Val)
117 IsDef = Val;
121 IsDef = Val;
296 IsDef = isDef;
|
| H A D | RDFGraph.cpp | 1050 for (Def DA : IA.Addr->members_if(IsDef, *this)) {
1098 for (Def DA : IA.Addr->members_if(IsDef, *this)) {
1399 for (Ref RA : IA.Addr->members_if(IsDef, *this)) {
1587 return IsDef(RA) && (RA.Addr->getFlags() & NodeAttrs::Clobbering);
1590 return IsDef(RA) && !(RA.Addr->getFlags() & NodeAttrs::Clobbering);
|
| H A D | BranchFolding.cpp | 1856 bool IsDef = false; local
1867 IsDef = true;
1871 if (!IsDef)
|
| H A D | RDFLiveness.cpp | 381 if (DFG.IsDef(R)) {
|
| /freebsd-current/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86LoadValueInjectionLoadHardening.cpp | 420 Owner.Addr->members_if(DataFlowGraph::IsDef, DFG)) {
473 NodeList Defs = ArgPhi.Addr->members_if(DataFlowGraph::IsDef, DFG);
485 NodeList Defs = SA.Addr->members_if(DataFlowGraph::IsDef, DFG);
|
| H A D | X86FrameLowering.cpp | 3639 bool IsDef = false;
3643 IsDef = true;
3648 if (IsDef)
|
| /freebsd-current/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64LoadStoreOptimizer.cpp | 895 bool IsDef) {
896 if (IsDef) {
1482 bool IsDef) {
1495 FoundDef = IsDef;
|
| /freebsd-current/contrib/llvm-project/llvm/lib/CodeGen/MIRParser/ |
| H A D | MIParser.cpp | 453 bool IsDef = false);
1053 if (parseRegisterOperand(MO, TiedDefIdx, /*IsDef=*/true))
1733 bool IsDef) {
1734 unsigned Flags = IsDef ? RegState::Define : 0;
1731 parseRegisterOperand(MachineOperand &Dest, std::optional<unsigned> &TiedDefIdx, bool IsDef) argument
|